Jump to main content | Jump to Primary Navigation | Jump to Sub Navigation
The library is based on 3 key ideas: An asynchronous architecture, a property based device representation and a transparent low-latency network layer. These concepts provide an intuitive framework for interfacing with sensor hardware, using sophisticated virtual sensors and engineering complete intelligent systems that scales from a single embedded CPU to networked clusters of multicore CPUs.